Core Syllabus Module

Semiconductors

Systematic mastery engine. Select a core micro-topic target below or simulate custom examination constraints.

Exam Simulator

Custom Chapter Mock Test

Generate random timed arrays filtered strictly by Semiconductors weightage mappings.

Launch Simulator

Micro-Topic Strategy Matrix

Chapter Elite-20 Challenge Zone

Target Advanced

JEE Main 2020

LEVELJEE Advanced

Two zener diodes ( $A$ and $B$ ) having breakdown voltages of $6 V$ and $4 V$ respectively, are connected as shown in the circuit below. The output voltage $V_{out}$ variation with input voltage linearly increasing with time, is given by ( $V_{in} = 0 V$ at $t = 0$ ) (figures are qualitative)

The current $i$ in the network is

In the given circuit, the current through zener diode is close to

The output of the given logic circuit is

(A)

A \overline{B}

(B)

\overline{A} B

(C)

A B + \overline{A} \overline{B}

(D)

A \overline{B} + \overline{A} B

JEE Main 2021

LEVELJEE Main

Draw the output signal $Y$ in the given combination of gates

If the lattice constant of this semiconductor is decreased, then which of the following is correct?

(A)

All

E_{c}, E_{g}, E_{v}

increase

(B)

E_{c}

and

E_{v}

increase but

E_{g}

decreases

(C)

E_{c}

and

E_{v}

decrease but

E_{g}

increases

(D)

All

E_{c}, E_{g}, E_{v}

decrease

JEE Main 2021

LEVELJEE Main

Four NOR gates are connected as shown in figure. The truth table for the given figure is

(A)

A 0011 B 0101 Y 1010

(B)

A 0011 B 0101 Y 0110

(C)

A 0011 B 0101 Y 0101

(D)

A 0011 B 0101 Y 1001

JEE Main 2019

LEVELJEE Main

For the circuit shown below, the current through the Zener diode is

Truth table for system of four NAND gates as shown in figure is

(A)

A 0011 B 0101 Y 0110

(B)

A 0011 B 0101 Y 0011

(C)

A 0011 B 0101 Y 1100

(D)

A 0011 B 0101 Y 1001

JEE Main 2021

LEVELJEE Main

A Zener diode having Zener voltage $8 V$ and power dissipation rating of $0.5 W$ is connected across a potential divider arranged with maximum potential drop across Zener diode is as shown in the diagram. The value of protective resistance $R_{p}$ is ........... $Ω$ .

JEE Main 2019

LEVELJEE Main

The figure represents a voltage regulator circuit using a Zener diode. The breakdown voltage of the Zener diode is $6 V$ and the load resistance is $R_{L} = 4 k Ω$ . The series resistance of the circuit is $R_{i} = 1 k Ω$ . If the battery voltage $V_{B}$ varies from $8 V$ to $16 V$ , what are the minimum and maximum values of the current through Zener diode?

(A)

1.5 mA, 8.5 mA

(B)

1 mA, 8.5 mA

(C)

0.5 mA, 8.5 mA

(D)

0.5 mA, 6 mA

JEE Main 2019

LEVELJEE Main

Figure shows a DC voltage regulator circuit, with a Zener diode of breakdown voltage = 6 V. If the unregulated input voltage varies between 10 V to 16 V, then what is the maximum Zener current?

In an $n$ - $p$ - $n$ transistor circuit, the collector current is $10 mA$ . If $90%$ of the electrons emitted reach the collector

* Multiple Correct Options

(A)

the emitter current will be

9 mA

(B)

the emitter current will be

11 mA

(C)

the base current will be

1 mA

(D)

the base current will be

- 1 mA

LEVELJEE Main

For the given circuit shown in figure to act as full wave rectifier, the AC input should be connected across ........ and the DC out put would appear across ....... .

LEVELJEE Main

A full wave rectifier circuit along with the output is shown in figure. The contribution (s) from the diode 1 is (are)

* Multiple Correct Options

The dominant mechanisms for motion of charge carriers in forward and reverse biased silicon $p$ - $n$ junctions are

(A)

drift in forward bias, diffusion in reverse bias.

(B)

diffusion in forward bias, drift in reverse bias.

(C)

diffusion in both forward and reverse bias.

(D)

drift in both forward and reverse bias.

LEVELJEE Main

When a potential difference is applied across, the current passing through

* Multiple Correct Options

(A)

an insulator at

0 K

is zero

(B)

a semiconductor at

0 K

is zero

(C)

a metal at

0 K

is finite

(D)

p

n

diode at

300 K

is finite, if it is reverse biased

JEE Main 2021

LEVELJEE Main

For extrinsic semiconductors when doping level is increased,

(A)

Fermi level of p-type semiconductor will go upward and Fermi level of n-type semiconductors will go downward

(B)

Fermi level of p-type semiconductors will go downward and Fermi level of n-type semiconductor will go upward

(C)

Fermi level of p and n-type semiconductors will not be affected

(D)

Fermi level of both p-type and n-type semiconductors will go upward for

T > T_{F}

K and downward for

T < T_{F}

K, where

T_{F}

is Fermi temperature

JEE Main 2021

LEVELJEE Main

LED is constructed from GaAsP semiconducting material. The energy gap of this LED is $1.9 eV$ . Calculate the wavelength of light emitted and its colour. [ $h = 6.63 \times 1 0^{- 34} Js$ and $c = 3 \times 1 0^{8} ms^{- 1}$ ]

(A)

1046 nm

and red colour

(B)

654 nm

and orange colour

(C)

1046 nm

and blue colour

(D)

654 nm

and red colour

LEVELJEE Main

The circuit has two oppositely connected ideal diodes in parallel. What is the current flowing in the circuit?

Micro-Topic Strategy Matrix

Energy Bands in Solids and Semiconductors

P-N Junction Diode

Optoelectronic Devices

Logic Gates

Chapter Elite-20 Challenge Zone

.math-text-wrapper .katex { font-size: 1.05em !important; } .math-text-wrapper .katex-display { margin: 1rem 0 !important; } The current i in the network is

In the given circuit, the current through zener diode is close to

The output of the given logic circuit is

.math-text-wrapper .katex { font-size: 1.05em !important; } .math-text-wrapper .katex-display { margin: 1rem 0 !important; } Draw the output signal Y in the given combination of gates

If the lattice constant of this semiconductor is decreased, then which of the following is correct?

Four NOR gates are connected as shown in figure. The truth table for the given figure is

For the circuit shown below, the current through the Zener diode is

Truth table for system of four NAND gates as shown in figure is

Figure shows a DC voltage regulator circuit, with a Zener diode of breakdown voltage = 6 V. If the unregulated input voltage varies between 10 V to 16 V, then what is the maximum Zener current?

.math-text-wrapper .katex { font-size: 1.05em !important; } .math-text-wrapper .katex-display { margin: 1rem 0 !important; } In an n-p-n transistor circuit, the collector current is 10 mA. If 90% of the electrons emitted reach the collector

For the given circuit shown in figure to act as full wave rectifier, the AC input should be connected across ........ and the DC out put would appear across ....... .

A full wave rectifier circuit along with the output is shown in figure. The contribution (s) from the diode 1 is (are)

.math-text-wrapper .katex { font-size: 1.05em !important; } .math-text-wrapper .katex-display { margin: 1rem 0 !important; } The dominant mechanisms for motion of charge carriers in forward and reverse biased silicon p-n junctions are

When a potential difference is applied across, the current passing through

For extrinsic semiconductors when doping level is increased,

The circuit has two oppositely connected ideal diodes in parallel. What is the current flowing in the circuit?

The current $i$ in the network is

Draw the output signal $Y$ in the given combination of gates

In an $n$ - $p$ - $n$ transistor circuit, the collector current is $10 mA$ . If $90%$ of the electrons emitted reach the collector

The dominant mechanisms for motion of charge carriers in forward and reverse biased silicon $p$ - $n$ junctions are